Online Verilog Compiler
										
										
module devc;
    initial begin
        $display ("Welcome to Devcompilers!!!");
        $finish;
    end
endmodule
                                
                                

Output Results

										
Welcome to Devcompilers!!!